

Chapter 5.5

↓

ⓐ Possible buffer in L1:

L1: Write-back buffer

Possible buffer in L2

L2: Write buffer

ⓑ Possible buffer in L1

L1: Write back buffer

Possible buffer in L2

L2: Write buffer

⑥ Procedure:

1. Allocate cache block for the missing data, select a replacement victim.
2. If victim dirty, put it into the write-back buffer, which will be further forwarded into L2 write buffer.
3. Issue write miss request to the L2 cache.
4. If hit in L2, source data into L1 cache; if miss, send write request to memory.
5. Data arrives and is installed in L1 cache.
6. Processor resumes execution and hits in L1 cache, set the dirty bit.

- ⑦
- 1) If L1 miss, allocate cache block for the missing data, select a replacement victim.
 - 2) If victim dirty, put it into the write-back buffer, which will be further forwarded into L2 write buffer.
 - 3) Issue write miss request to the L2 cache.
 - 4) If hit in L2, source data into L1 cache, go to (8).
 - 5) If miss, send write request to memory.
 - 6) Data arrives and is installed in L1 cache.
 - 7) Data arrives and is installed in L1 cache.
 - 8) Processor resumes execution and hits in L1 cache, set the dirty bit.

