

2) ① Chapter 5.8

| Word address | Binary address | Hit/Miss |
|--------------|----------------|----------|
| 1 | 1 | Miss |
| 134 | 10000110 | Miss |
| 212 | 11010100 | Miss |
| 1 | 1 | Hit |
| 135 | 1000011 | Hit |
| 213 | 11010101 | Hit |
| 162 | 10100010 | Miss |
| 161 | 10100001 | Miss |
| 2 | 10 | Miss |
| 14 | 101100 | Miss |
| 11 | 101001 | Miss |
| 221 | 11011101 | Miss |

Tag: Binary address \gg 3 bits

Index (Binary address \gg 1 bit) mod 4

Final contents (block addresses) = set 00 = 0, 10100000, 10100001, 10100010, 10

set 01: 10100010, 10

set 10: 11010100, 101100

set 11: 1000010

1 01 → 58
 (b)

| Word address | Binary address | Hit/Miss |
|--------------|----------------|----------|
| 6 | 110 | Miss |
| 124 | 1111100 | Miss |
| 175 | 10101111 | Miss |
| 214 | 11010110 | Hit |
| 6 | 110 | Hit |
| 84 | 1010100 | Miss |
| 65 | 1000001 | Miss |
| 174 | 10101110 | Hit |
| 64 | 1000000 | Miss |
| 105 | 1101001 | Miss |
| 85 | 1000 | Hit |
| 215 | 11010111 | Hit |

Tag = Binary address \gg 3 bits

Index (or set #): (Binary address \gg 1 bit) mod 4

Final cache contents

set: blocks (3 slots for 2-word blocks per set)

00: 01000000, 01000000, 01101000

01:

10: 01010100

11: 0000010, 11010110, 10101110

| Word address | Binary address | Hit/Miss |
|--------------|----------------|----------|
| 1 | 1 | Miss |
| 134 | 10000110 | Miss |
| 212 | 11010100 | Miss |
| 1 | 1 | Hit |
| 135 | 1000011 | Miss |
| 213 | 11010101 | Miss |
| 162 | 10100001 | Miss |
| 161 | 10100000 | Miss |
| 2 | 10 | Miss |
| 44 | 101100 | Miss |
| 41 | 101001 | Miss |
| 221 | 11011101 | Miss |

Tag: Binary address

Index: None (only one set)

Hit/Miss: M, M, M, H, M, M, H, H, M, H, M, M

Final contents (block addresses)

10000111, 11010101, 10100010, 10110000, 10, 101100, 101001, - 110011101

Ⓟ

| Word ad | Binary address | Hit/Miss |
|---------|----------------|----------|
| 6 | 110 | Miss |
| 124 | 1111100 | Miss |
| 175 | 1010111 | Miss |
| 214 | 11010110 | Hit |
| 6 | 110 | Hit |
| 84 | 1010100 | Miss |
| 65 | 1000001 | Miss |
| 174 | 10101110 | Miss |
| 64 | 1000000 | Miss |
| 105 | 1101001 | Miss |
| 85 | 1000 | Miss |
| 215 | 11010111 | Miss |

Binary address: (bits 7-0 tag, no index or block offset)

Tag: Binary address

Final cache contents (block address) (8 cache slots, 1-word per cache slot)

- a) 0000110
- b) 11010110
- c) 01010101
- d) 11010111
- e) 1000001
- f) 10101110
- g) 01000000
- h) 0110101
- i) 01010101
- j) 11010111

3 of ch₃ 5.8

(a)

| Word address | Binary address |
|--------------|----------------|
| 1 | 1 |
| 134 | 10000110 |
| 212 | 11010100 |
| 1 | 1 |
| 135 | 1000011 |
| 213 | 11010101 |
| 162 | 10100010 |
| 161 | 10100001 |
| 2 | 10 |
| 114 | 101100 |
| 41 | 101001 |
| 221 | 11011101 |

Hit/Miss:
LRU = M, M, M, H, H, H, M, M, M, H, H, M

Hit/Miss
MRU
M, M, M, H, H, H, M, M, M, M, M, M.

Given 2 word blocks
the best miss rate is $\frac{9}{12}$

(b) Binary address: (bits 7-1 tag, 1 block offset)
8 cache slots, 2-words per cache slot

| Word address | Binary | Hit/Miss |
|--------------|----------|----------|
| 6 | 110 | Miss |
| 124 | 1111100 | Miss |
| 175 | 10101111 | Miss |
| 214 | 11010110 | Hit |
| 6 | 110 | Hit |
| 84 | 1010100 | Miss |
| 65 | 1000001 | Miss |
| 174 | 10101110 | Hit |
| 64 | 1000000 | Hit |
| 105 | 1101001 | Miss |
| 85 | 1000 | Hit |
| 215 | 11010111 | Hit |

No need for LRU or MRU replacement policy, hence best miss rate is $\frac{6}{12}$

④ → chap 5.8

② base CPI = 2.0

Memory miss cycles: 125 cycles / (1/3) ns / $375 \frac{\text{clock cycles}}{\text{ns}}$

1. Total CPI = base CPI + memory miss cycles × 1st level cache

2. Total CPI = base CPI + memory miss cycles × global miss rate w/ 2nd level direct mapped cache + 2nd level direct-mapped speed × 1st level cache miss rate

3. Total CPI = base CPI + memory miss cycles × global miss rate w/ 2nd level 8-way set assoc. cache + 2nd level 8-way set assoc. speed × 1st level cache miss rate

⑥

1. Total CPI: $2.0 + 375 \times 5\% = 20.75 / 39.5 / 11.375$ (normal/double/h)

2. Total CPI = $2.0 + 15 \times 5\% + 375 \times 3\% = 14 / 25.25 / 8.375$

3. Total CPI: $2.0 + 25 \times 5\% + 375 \times 1.8\% = 10 / 16.75 / 6.625$

⑦ Base CPI: 2.0

Memory miss cycles: 100 clock cycles

1. Total CPI = base CPI + memory miss cycles × 1st level cache miss rate

2. Total CPI = base CPI + memory miss cycles × global miss rate w/ 2nd level direct mapped cache + 2nd level direct mapped speed × 1st level cache miss rate

3. Total CPI = base CPI + memory miss cycles × global miss rate w/ 2nd level 8-way set assoc. cache + 2nd level 8-way set assoc speed × 1st level cache miss rate

⑧

1. Total CPI (using 1st level cache): $2.0 + 100 \times 0.04 = 6$

2. Total CPI (using 1st level cache): $2.0 + 200 \times 0.04 = 10$

3. Total CPI (" " " "): $2.0 + 50 \times 0.04 = 4.0$

⑨

4e of chapter 5.8

2. Total CPI (using 2nd level direct-mapped cache) =

$$= 2.0 + 100 \times 0.04 + 10 \times 0.04 = 6.4$$

2. Total CPI (using 2nd level direct-mapped cache) =

$$= 2.0 + 200 \times 0.04 + 10 \times 0.04 = 82.4$$

2. Total CPI (using 2nd level direct-mapped cache) =

$$= 2.0 + 50 \times 0.04 + 10 \times 0.04 = 4.4$$

⑨ Total CPI (using 2nd level 8-way set assoc. cache) =

$$= 2.0 + 100 \times 0.016 + 20 \times 0.04 = 4.4$$

Total CPI (using 2nd level 8-way set assoc. cache) =

$$= 2.0 + 200 \times 0.016 + 20 \times 0.04 = 6$$

Total CPI (using 2nd level 8-way set assoc. cache) =

$$= 2.0 + 50 \times 0.016 + 20 \times 0.04 = 3.6$$

5 → chap 5.8

Ⓐ Let us consider base CPI = 2

$$\text{Memory miss cycles} = \frac{125 \text{ cycles}}{\frac{1}{3} \text{ ns/clock}}$$

$$= 375 \text{ clock cycles}$$

Total CPI = base CPI + memory miss cycles * global miss rate + second level direct mapped cache + second level direct mapped speed * first level cache miss rate

Ⓑ step 2
Therefore the total CPI = $2 + 15 \times 5\% + 50 \times 3\% + 375 \times 1.3\%$

$$= 2 + 0.75 + 1.5 + 4.875$$

$$= 9.125$$

$$\boxed{\therefore \text{CPI} = 9.125}$$

step 3

This provides better performance and this is more complex cache coherency, increased cycle time and larger and more expensive chips

step 4

Ⓑ Let us consider base CPI = 2

$$\text{Memory miss cycles} = 100 \text{ clock cycles}$$

Total CPI = base CPI + memory miss cycles * global miss rate + second level direct mapped cache + second level direct mapped speed * first level cache miss rate.

$$\text{Therefore the total CPI} = 2 + 100 \times 0.04 + 10 \times 0.04 = 6.4$$

step 5

Total CPI = base CPI + memory miss cycles * global miss rate + third level direct mapped cache + second level direct mapped speed * first level cache miss rate + third level direct mapped speed * second level cache miss rate.

$$\text{Therefore the total CPI} = 2 + 100 \times 0.03 + 10 \times 0.04 + 50 \times 0.04 = 5.7$$

5 → chap 3.8

step 6

TOTAL CPU

$$\boxed{\therefore \text{CPI} = 5.7}$$

This provides better performance and this is more complex cache coherency, increased cycle time and larger and more expensive chips

6 from chap 5.8

a.) Let us consider base CPI = 2.

Memory miss cycles = 125 cycles

$$\frac{1}{3} \text{ ns/clock}$$

$$= 375 \text{ clock cycles}$$

Total CPI = base CPI + cache access time \times first level cache miss rate + memory miss cycles ~~\times global miss rate = 0.7%~~

$$\times (\text{global miss rate} = 0.7\% \times n)$$

$$\text{Therefore the total CPI} = 2 + 50 \times 5\% + 375 \times (4\% - 0.7\% \times n)$$

$$= \text{CPI} = 1.4$$

Now $n=3$ then 2 MBL2 cache to match DM

And $n=4$ then 2.5 MBL2 cache to match 2-way

b) Let us consider CPI = 2.

Memory miss cycles = 100 clock cycles

$$\text{Total CPI (using 2nd level direct-mapped cache)} = 2 + 100 \times 0.04 + 10 \times 0.04$$

$$\text{Total CPI (using 2nd level 8-way set assoc cache)} = 2 + 100 \times 0.06 + 20 \times 0.04 = 6.4$$

$$\text{Total CPI} = \text{base CPI} + \text{cache access time} \times \text{first level cache miss rate} + \text{memory miss cycles} \times (\text{global miss rate} = 0.7\% \times n)$$

$$\text{Therefore the total CPI} = 2 + 50 \times 0.04 + 100 \times (0.04 - 0.007 \times n)$$

Here $n=0$ then total CPI = 8

$n=1$ " " " = 7.3

$n=2$ " " " \rightarrow CPI = 6.6

$n=3$ " " " \rightarrow CPI = 5.9

$n=4$ " " " \rightarrow CPI = 5.2

$n=5$ " " " \rightarrow CPI is 5

the match 2nd level direct mapped cache CPI, $n=1$ or MBL2 cache, and to match 2nd level 8-way set assoc cache CPI, $n=5$ MB or 3 MB L2 cache